Nickel silicide (NiSi) nanowires with different linewidth (from 1000 to 32 nm) are formed in pre-patterned SiO 2 trenches on a silicon substrate. SiO 2 trenches are milled by focused ion beam (FIB) etching, and an electrical endpoint detection technique is used to control the FIB milling depth to just reveal the silicon surface. The formation is based on Ni thin film deposition and the subsequent annealing at 550 • C. Compared with the previously reported self-aligned formation process of NiSi nanowires, the present technique can form NiSi nanowires with controlled length and linewidth because of the pre-patterning of the SiO 2 trenches. The as-formed NiSi nanowires show metallic transport characteristics with a rather low resistivity of about 15 μ cm, which exhibits very weak dependence on linewidth above 50 nm. The lowest resistivity of the nanowire is observed at a linewidth of about 100 nm. The low resistivity is thought to be due to the good crystalline structure of our as-formed NiSi nanowires. When the linewidth of NiSi nanowires is decreased to 32 nm, the resistivity increased abruptly to 22.7 μ cm, which can be explained by considering the short electron mean free path (about 5 nm), as well as the obvious effect of grain boundary on electron transport properties of NiSi.
Introduction
Contacts between semiconductors and metal wirings have always played a vital role in any microelectronic devices. Integrated circuits (ICs) rely on metal-semiconductor contacts to interconnect millions of transistors. Pure metals, such as aluminium and copper, have been utilized as interconnects in ICs. However, metal diffusion at the metal-semiconductor interface or electromigration of metal atoms can cause leakage or break up of interconnections, leading to circuit electrical failures. Metal silicide thin films provide a better alternative over pure metal interconnects. They are generally of low resistivity, low contact resistance to silicon, appropriate good adhesion to silicon, low interface stress, high electromigration resistance, minimum metal penetration, and are compatible with other processing steps in the modern IC industry. They 1 Author to whom any correspondence should be addressed.
have already been widely used in semiconductor devices as ohmic contacts, Schottky barrier contacts, gate electrodes, local interconnects and diffusion barriers [1] .
For semiconductor interconnects, TiSi 2 used to be the most commonly used metal silicide material. For nanoelectronics wiring, however, the transformation of TiSi 2 with nanometre dimension from the higher resistivity C49 phase to the lower resistivity C54 phase in TiSi 2 becomes much more difficult due to the lack of C54 phase nucleation sites at the boundary of C49 phase crystallites [2] . NiSi, being a hopeful candidate to replace TiSi 2 for device wiring, shows several advantages: lower resistivity, lower Si consumption, lower formation temperature and smaller mechanical stress on silicon substrates [3] [4] [5] . It has also been suggested that there is no apparent linewidth-dependent sheet resistance for NiSi, which was often a big problem encountered in TiSi 2 nanowires. The resistivity of the thinner NiSi nanowire was reported to be even decreasing because of the edge effect, which is an exciting phenomenon for nanometre device wiring [6, 7] . NiSi nanowires are also promising nanoscale building blocks for bottom-up assembled nanoelectronics such as Si-based light emitting devices, quantum computing/THz nano-circuit devices, mechanical devices and biomolecule sensors, etc [8, 9] . Therefore, the electrical properties of NiSi nanowires have been actively studied recently.
Several techniques have been reported to form silicide nanowires, for example, implantation of metal ions into Si followed by thermal annealing [10, 11] , metal catalyzed growth using a Si source (SiH 4 ) in a CVD reactor [12] , metal silicide growth from Si nanowire template [13] and metal-induced direct nickel silicide formation on silicon [2] , etc. In this paper, we reported a different method to form NiSi nanowires on Si substrate based on focused ion beam (FIB) milling technology. This method is compatible with the conventional top-down technical approach and has several advantages over the aforementioned synthesis methods, such as controlled line morphology (location, length and width). The room temperature electrical properties of as-formed NiSi nanowires have been studied.
Experiments
Based on our previous study on the formation of NiSi film on Si wafer [14] , NiSi nanowires were synthesized by using the same magnetron sputtering system in combination with FIB milling. The experimental details are described in the following.
The NiSi nanowire formation process is schematically illustrated in figure 1. Silicon substrates coated with SiO 2 film (with thickness of about 500 nm) and cut into 1 cm × 1 cm sample size were ultrasonically cleaned by acetone, methanol and deionized (DI) water (figure 1(A)). The SiO 2 film, acting as a barrier layer to stop Ni atoms from diffusing into silicon, was thinned down by reactive ion etching (RIE) to facilitate the subsequent milling to form narrow trenches ( figure 1(B) ). The etching parameters were set as the following: pressure: 30 mTorr, power: 100 W, gas flow rate: CHF 3 : Ar = 25 sccm: 25 sccm, and etching rate: 25 nm min −1 . Then trenches in the thinned SiO 2 film with trench widths ranging from 1000 nm down to 32 nm were etched by focused ion beam milling to reveal the silicon substrate surface (figure 1(C)). The FIB system is DB235 from FEI Corp., with ion energy of 30 keV and ion flux of 10 pA. Ni film was then deposited on the as-patterned SiO 2 film by using a radio-frequency magnetron sputtering system at room temperature (figure 1(D)), with deposition parameters of base pressure at 2.1 × 10 −4 Pa, Ar pressure at 0.8 Pa, sputtering power of 100 W, followed by thermal annealing at 550
• C for 10 s in the same sputtering system to form NiSi through a solid-state reaction between the Si surface and the Ni film ( figure 1(E) ). Finally, the top unreacted Ni layer was chemically removed in the solution of H 2 SO 4 :H 2 O 2 = 1:2 (volume ratio), leaving NiSi nanowires in the SiO 2 trenches ( figure 1(F) ).
For sample characterization, scanning electron microscopy (SEM), x-ray diffraction (XRD) and Raman spectroscopy were employed to study the surface morphology, microstructure, component and phase identification of the NiSi film on silicon formed at the same synthesis conditions as the nanowires, respectively. Contact electrodes were formed by Pt deposition in the FIB system. The contact pads were wired by gluing gold wire with silver paint. The I -V measurement was carried out in air at room temperature by a computer-controlled Keithley 6517A resistance meter.
Results and discussions
The milling of SiO 2 trenches is a key process to form patterned NiSi nanowires on Si substrate. To control the Ni diffusion into silicon only in the depth direction, and therefore to obtain NiSi with controlled wire-line, it is important for the FIB milling of SiO 2 to stop at the silicon surface. To achieve this fine control milling, a picoampere meter was employed to detect the variation of the specimen current while the SiO 2 was being milled by FIB. Figure 2 shows the relation between the current and milled depth. During FIB sputtering of SiO 2 , this current is rather small, at about 10 pA. Once the SiO 2 layer has been completely removed and FIB started to sputter the Si substrate, the current suddenly increased to about 34 pA, and then a flat current region appeared. The milling process should stop just when the current reaches the maximum, which indicated the SiO 2 layer of 170 nm thickness having been removed and the silicon surface revealed.
Following the Ni deposition and annealing, Ni atoms have diffused into silicon at the FIB milled trenches to form the NiSi nanowires. Figure 3(a) shows the SEM images of the SiO 2 trench, which has a length of 10 μm and width of about 32 nm. The as-formed NiSi nanowire with four-terminal electrodes, which are formed by Pt deposition in the FIB system, is shown in figure 3(b) . Six samples with the same effective length and different widths of 1000, 500, 200, 100, 50 and 32 nm were fabricated onto the silicon substrate. Figure 3 (c) shows a crosssection (milled by using FIB) view image of NiSi nanowires with the linewidth of 1000 nm, which indicates the Ni diffusion depth of about 30 nm (it is considered to be the thickness of the NiSi nanowire).
The XRD pattern of the as-formed NiSi film is presented in figure 4(a) . The diffraction peaks, as shown therein, are ascribed to (110), (101), (200), (111), (211), (121), (301) and (320) planes of crystalline NiSi, respectively. According to the XRD spectrum, the average grain size (D) of NiSi is calculated to be about 17.4 nm, using the Scherrer equation: D = 0.94λ/β cos θ (where β is the FWHM of the diffraction peaks, λ is the wavelength of the x-rays and θ is the Bragg diffraction angle). To further verify the formation of NiSi, Raman spectroscopy was used to characterize the phase purity of the film. Figure 4(b) shows the Raman spectrum of the same sample, where we can see that two broad peaks centred at about 199 and 217 cm −1 correspond to two standard vibration modes of NiSi, and no NiSi 2 phase can be detected in this spectrum [12, 14] . The average crystallite size (16.6 nm) measured from the SEM image shown in figure 4(b) accords well to the XRD characterization result. All the above results clearly indicate the good crystalline structure of NiSi using the process as described in figure 1 .
The electrical properties for all the nanowires with different linewidths have been measured, and the corresponding current (I ) versus voltage (V ) (I -V ) curves are plotted in figure 5(a) . It shows the characteristics of a metallic conductor with an almost straight line throughout the whole bias range (from −3 to 3 V). The calculated resistivity for all samples is shown in figure 5(b) . It clearly indicates that with the decrease of linewidth from 1000 nm down to 50 nm, the resistivity is rather stable with only a slight fluctuation between 14.7 and 15.4 μ cm. The above calculated resistivity is similar to our previously reported result of 10-18 μ cm for NiSi film formed on a silicon wafer [14] . Thus, it demonstrates that NiSi nanowires synthesized by the present method can be scaled down to 50 nm without degradation of the electrical properties. The result is also comparable to the previously reported resistivity of about 9-20 μ cm for a single-crystalline NiSi nanowire synthesized by a different process [9, 15, 16] . When the linewidth of NiSi nanowires is decreased to 32 nm, the resistivity increased abruptly to 22.7 μ cm.
It is well known that the resistivity of copper (Cu) nanowire is dependent on its linewidth, when the linewidth is decreased to less than 100 nm [17] . In contrast, the NiSi nanowire shows much weaker dependence on its linewidth when the linewidth is above 50 nm. It can be attributed to its rather short electron mean free path of about 5 nm for NiSi, which is much less than that of the metal (e.g. 45 nm for copper) [18] . As to the abrupt increase of resistivity for the NiSi nanowire with the linewidth of 32 nm, it may be explained by the enhanced grain boundary scattering effect or reduced interface area at thinner linewidth (the mean crystallite size of 17 nm is comparable to the linewidth of about 30 nm). And it may also be due to the higher interface barrier of cascaded NiSi crystallites for electrons to tunnel through between the electrodes [19] .
We have also characterized the maximum current-carrying ability for the as-formed metallic NiSi nanowires. It is found that the 50 nm width nanowire could carry a current of 1.84 mA at an applied voltage of about 3.8 V before breakdown (melting of the nanowire at high temperature caused by Joule heating). A remarkably high current density J max , of the order of 10 8 A cm −2 (which is only one order lower than the reported highest current density [15] ), can be obtained. The results can be easily repeated, showing excellent thermal endurance and stability of the nanowires. The high J max value is thought to be attributed to the reduction of energy dissipation and void diffusion at the grain boundary and defect sites, which enhances the thermal properties of NiSi nanowires at high current density, and it also indicates the good crystalline structure of our as-formed NiSi nanowires as identified in the aforementioned XRD and Raman characterizations.
Conclusions
NiSi nanowires have been formed at 550
• C by Ni diffusion into silicon in FIB milled SiO 2 trenches. An electrical endpoint detection method was used to monitor the FIB milling of SiO 2 to just fully reveal the silicon surface, which is a key factor for formation of NiSi nanowires with optimized electrical properties. The measurement of their electrical properties is performed at room temperature. Compared with previously reported self-aligned formation processes of NiSi nanowires, the present technique can form NiSi nanowires with controlled length and linewidth because of the pre-patterning of SiO 2 trenches. The as-formed NiSi nanowires show metallic transport characteristics with a rather low resistivity of about 15 μ cm, which exhibits very weak dependence on linewidth above 50 nm. The lowest resistivity of the nanowire is observed at a linewidth of about 100 nm. The low resistivity is thought to be due to the good crystalline structure for our as-formed NiSi nanowires. When the linewidth is decreased to 32 nm, the resistivity increased abruptly to 22.7 μ cm. This phenomenon can be explained by considering the smaller interface area and enhanced grain boundary scattering effect at thinner linewidths. The formation method is compatible with the current Si IC technology, and thus a promising nanoscale interconnection scheme.
